VHDL IMPLEMENTATION OF GENETIC ALGORITHM FOR 2-BIT ADDER

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

VHDL Implementation of Genetic Algorithm for Evolutionary Combinational Circuits

Electronic hardware’s demandsthat the simple in architecture, power consumption, speed in operation and should be automatically regenerating the program if the program is failure. Genetic algorithm is one of the evolutionary algorithms. Using evolutionary algorithm we can get the desired program automatically. FPGA configuration bits are perfectly matches with binary bits of evolvable hardware....

متن کامل

VHDL Implementation of 8-Bit ALU

In this paper VHDL implementation of 8-bit arithmetic logic unit (ALU) is presented. The design was implemented using VHDL Xilinx Synthesis tool ISE 13.1 and targeted for Spartan device. ALU was designed to perform arithmetic operations such as addition and subtraction using 8-bit fast adder, logical operations such as AND, OR, XOR and NOT operations, 1’s and 2’s complement operations and compa...

متن کامل

FPGA Implementation of a 64-Bit RISC Processor Using VHDL

In this paper, the Field Programmable Gate Array (FPGA) based 64-bit RISC processor with built-inself test (BIST) feature implemented using VHDL and was, in turn, verified on Xilinx ISE simulator. The VHDL code supports FPGA, System-On-Chip (SOC), and Spartan 3E kit. This paper also presents the architecture, data path and instruction set (IS) of the RISC processor. The 64-bit processors, on th...

متن کامل

Implementation of 8-bit Soft-Core using VHDL

In this paper, we have implemented 8 bit soft-core using VHDL, which is compatible with Intel 8051.Design consists of the control block and a memory block communicating through a bi-directional data bus, an address bus, and a few control lines. The control unit fetches instructions from the external memory and executes these instructions to run a program. These instructions are stored in the RO...

متن کامل

Implementation of Gigahertz 1-bit Full Adder on SiGe FPGA

Gigahertz Field Programmable Logic Arrays (FPGAs) have always been a dream for circuit design engineers. CMOS FPGAs have greatly limited the range of applications because of its low speed, i.e. 10-220 MHz. With the introduction of Silicon Germanium (SiGe) Heterojunction Bipolar Transistors (HBTs), designers have been able to build circuits capable of operating in the gigahertz range. SiGe HBTs ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal of Electronics and Electical Engineering

سال: 2014

ISSN: 2231-5284

DOI: 10.47893/ijeee.2014.1120